

Quiz (Week 10)

- Due Nov 13 at 11:59pm
- Points 4
- Questions 4
- Available Nov 8 at 12am - Nov 13 at 11:59pm
- Time Limit None
- Allowed Attempts Unlimited

This quiz was locked Nov 13 at 11:59pm.

Attempt History

	Attempt	Time	Score
KEPT	Attempt 2	less than 1 minute	4 out of 4
LATEST	Attempt 2	less than 1 minute	4 out of 4
	Attempt 1	30 minutes	4 out of 4

Score for this attempt: 4 out of 4

Submitted Nov 11 at 8:48pm

This attempt took less than 1 minute.



Question 1

1 / 1 pts

For single-error detection, adding an exclusive-or parity bit to a 32-bit data word yields a codeword with an **even** number of 1s in it.

Correct!

☒ True

☐ False



Question 2

1 / 1 pts

In the **Scoreboard** processor implementation described in class, specify which of the **new stages** are in-order vs. out-of-order.

Correct!

Dispatch (Di)

in-order ▼

Correct!

Issue (S)

out-of-order



Question 3

1 / 1 pts

In an OoO processor, which types of register data hazards can be addressed by **register renaming**?
Select all that apply.

Correct!

☒ write-after-write (WAW)

Correct!

☒ write-after-read (WAR)☐ read-after-write (RAW)

Question 4

1 / 1 pts

To recover from a disk failure, RAID 3 requires **more** disks to be read than RAID 1.

Correct!

☒ True☐ False

Quiz Score: 4 out of 4